Abstract: The proposed Time to Digital Converter architecture is based on a ring oscillator with an even number of delay units. The core system is able to convert time intervals ranging from 0.1 ns to ...